Editing OpenHDCapture
Jump to navigation
Jump to search
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
Latest revision | Your text | ||
Line 17: | Line 17: | ||
'''2. Have you heard of http://www3.elphel.com/ It is an HD Camera w/ a Xilinx FPGA onboard''' | '''2. Have you heard of http://www3.elphel.com/ It is an HD Camera w/ a Xilinx FPGA onboard''' | ||
− | No, but thats a really cool project. I am interested in how they handle USB. I might be able to grab some ideas for my project. They use theora and thats great. This project will keep compression to | + | No, but thats a really cool project. I am interested in how they handle USB. I might be able to grab some ideas for my project. They use theora and thats great. This project will keep compression to a minumum to fit on the USB 480 Mbps bus. |
'''3. Why is this project not using Theora or Dirac. What are you using for a video compressor?''' | '''3. Why is this project not using Theora or Dirac. What are you using for a video compressor?''' | ||
Line 38: | Line 38: | ||
I need help with board layout in Eagle, USB interfacing and drivers, organization. | I need help with board layout in Eagle, USB interfacing and drivers, organization. | ||
== Current Status / News == | == Current Status / News == | ||
− | |||
− | |||
− | |||
− | |||
'''03/25/2010''' Mailing List has been added, here is the mailman link to subscribe: https://lists.sourceforge.net/lists/listinfo/openhdcapture-discussion | '''03/25/2010''' Mailing List has been added, here is the mailman link to subscribe: https://lists.sourceforge.net/lists/listinfo/openhdcapture-discussion | ||
Line 72: | Line 68: | ||
== Prototyping Hardware (Under constant review) == | == Prototyping Hardware (Under constant review) == | ||
* Spartan Xilinx FPGA Spartan-3 starter board Rev-e [http://www.digilentinc.com/Products/Detail.cfm?Prod=S3BOARD FPGA Board] | * Spartan Xilinx FPGA Spartan-3 starter board Rev-e [http://www.digilentinc.com/Products/Detail.cfm?Prod=S3BOARD FPGA Board] | ||
− | * HiSpeed USB PHY like the [http://www. | + | * HiSpeed USB PHY like the [http://www.sparkfun.com/commerce/product_info.php?products_id=9631 USB3318] |
* Analog Devices Video A/D chip similar to an ad9883 [http://www.analog.com/en/audiovideo-products/analoghdmidvi-interfaces/ad9883a/products/product.html video decoder] | * Analog Devices Video A/D chip similar to an ad9883 [http://www.analog.com/en/audiovideo-products/analoghdmidvi-interfaces/ad9883a/products/product.html video decoder] | ||
* Firewire chip from TI [http://focus.ti.com/docs/prod/folders/print/tsb41ab1.html TSB41AB1] | * Firewire chip from TI [http://focus.ti.com/docs/prod/folders/print/tsb41ab1.html TSB41AB1] | ||
== Software == | == Software == | ||
− | An example program will be written using the SDL library. GNU/Linux Drivers will likely use libusb unless I have to go lower level. Hopefully the driver will be | + | An example program will be written using the SDL library. GNU/Linux Drivers will likely use libusb unless I have to go lower level. Hopefully the driver will be V$L2 compliant. If anyone knows how to help with this please contact me. |
== Current Plan of Action == | == Current Plan of Action == |