Minimig Selftest

From OpenCircuits
(Difference between revisions)
Jump to: navigation, search
m (Minimig selftest moved to Minimig Selftest)
(cleanup)
Line 1: Line 1:
 
Suggestion for how to test the minimig:<br>
 
Suggestion for how to test the minimig:<br>
<pre>
+
:Sequence:
  Sequence:
+
::Jumper 2-3 (MCU TxD)
    Jumper 2-3 (MCU TxD)
+
::MCU(PIC18) verify it's own operation and sends result too TxD  (builtin?)
    MCU(PIC18) verify it's own operation and sends result too TxD  (builtin?)
+
:::Checks: 20 MHz clock, Flash interface, Rs232(rxd,rts,cts), FPGA jtag
      Checks: 20 MHz clock, Flash interface, Rs232(rxd,rts,cts), FPGA jtag
+
:::Upload test config-1 to FPGA.
      Upload test config-1 to FPGA.
+
:::Check FPGA selftest is ok.
      Check FPGA selftest is ok.
+
:::Upload test config-2 to FPGA.
      Upload test config-2 to FPGA.
+
:::FPGA
      FPGA
+
::::Check RAM with patterns.
        Check RAM with patterns.
+
::::Check CPU with opcode run.
        Check CPU with opcode run.
+
::::Send picture pattern to VGA
        Send picture pattern to VGA
+
::::Check Keyboard with challenge-response.
        Check Keyboard with challenge-response.
+
::::Check Mouse with challenge-response.
        Check Mouse with challenge-response.
+
::::Send 1 kHz to Left => Silence => 2 kHz Right => Silence => Repeat..
        Send 1 kHz to Left => Silence => 2 kHz Right => Silence => Repeat..
+
::::Display joystick1 + joystick2 + keyboard + mouse  
        Display joystick1 + joystick2 + keyboard + mouse  
+
 
 +
:Testing FPGA:
 +
::Latch -> ALU+1 -> Latch -> ALU+1 -> Latch -> Repeat..
  
  Testing FPGA:
 
    Latch -> ALU+1 -> Latch -> ALU+1 -> Latch -> Repeat..
 
</pre>
 
 
<br>
 
<br>
This is useful to test when building the card or when a malfunction is suspected.<br>
+
A test would be useful to test the board when building or when a malfunction is suspected.<br>

Revision as of 09:16, 20 August 2007

Suggestion for how to test the minimig:

Sequence:
Jumper 2-3 (MCU TxD)
MCU(PIC18) verify it's own operation and sends result too TxD (builtin?)
Checks: 20 MHz clock, Flash interface, Rs232(rxd,rts,cts), FPGA jtag
Upload test config-1 to FPGA.
Check FPGA selftest is ok.
Upload test config-2 to FPGA.
FPGA
Check RAM with patterns.
Check CPU with opcode run.
Send picture pattern to VGA
Check Keyboard with challenge-response.
Check Mouse with challenge-response.
Send 1 kHz to Left => Silence => 2 kHz Right => Silence => Repeat..
Display joystick1 + joystick2 + keyboard + mouse
Testing FPGA:
Latch -> ALU+1 -> Latch -> ALU+1 -> Latch -> Repeat..


A test would be useful to test the board when building or when a malfunction is suspected.

Personal tools
Namespaces

Variants
Actions
Navigation
Toolbox