Difference between revisions of "Minimig Selftest"

From OpenCircuits
Jump to navigation Jump to search
(selftest pseudo)
 
(+link)
 
(3 intermediate revisions by the same user not shown)
Line 20: Line 20:
 
     Latch -> ALU+1 -> Latch -> ALU+1 -> Latch -> Repeat..
 
     Latch -> ALU+1 -> Latch -> ALU+1 -> Latch -> Repeat..
 
</pre>
 
</pre>
 +
<br>
 +
A test would be useful for building or when a malfunction is suspected.<br>
 +
 +
* [http://uae.coresystems.de/test UAE test tools]

Latest revision as of 10:41, 20 August 2007

Suggestion for how to test the minimig:

  Sequence:
    Jumper 2-3 (MCU TxD)
    MCU(PIC18) verify it's own operation and sends result too TxD  (builtin?)
      Checks: 20 MHz clock, Flash interface, Rs232(rxd,rts,cts), FPGA jtag
      Upload test config-1 to FPGA.
      Check FPGA selftest is ok.
      Upload test config-2 to FPGA.
      FPGA
        Check RAM with patterns.
        Check CPU with opcode run.
        Send picture pattern to VGA
        Check Keyboard with challenge-response.
        Check Mouse with challenge-response.
        Send 1 kHz to Left => Silence => 2 kHz Right => Silence => Repeat..
        Display joystick1 + joystick2 + keyboard + mouse 

  Testing FPGA:
    Latch -> ALU+1 -> Latch -> ALU+1 -> Latch -> Repeat..


A test would be useful for building or when a malfunction is suspected.