Editing Field-programmable gate array
Jump to navigation
Jump to search
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
− | + | FPGA is a logic matrix configurable chip. | |
Several open hardware projects use FPGAs, such as | Several open hardware projects use FPGAs, such as | ||
* [[Minimig FPGA]] | * [[Minimig FPGA]] | ||
* ... | * ... | ||
− | * [[ | + | * [[Projects#Balloon_Xscale_ARM.2BFPGA_dev_board | Balloon Xscale + FPGA board]] |
− | |||
* [[WikiNode | The Open Graphics Project]] (OGP) is developing graphics cards with fully published specs and open source drivers. Since the first version will be a FPGA, is also collecting information on FPGA programming and interfacing. | * [[WikiNode | The Open Graphics Project]] (OGP) is developing graphics cards with fully published specs and open source drivers. Since the first version will be a FPGA, is also collecting information on FPGA programming and interfacing. | ||
* ... | * ... | ||
Line 13: | Line 12: | ||
[[Xilinx]] ... | [[Xilinx]] ... | ||
[[Altera]] ... | [[Altera]] ... | ||
− | |||
== Verilog == | == Verilog == | ||
− | Verilog | + | {{mergefrom|Verilog}} |
== VHDL == | == VHDL == | ||
+ | |||
VHDL (VHSIC hardware description language) is commonly used as a design-entry language for designing digital circuits as field-programmable gate arrays (FPGAs) and application-specific integrated circuits (ASICs). | VHDL (VHSIC hardware description language) is commonly used as a design-entry language for designing digital circuits as field-programmable gate arrays (FPGAs) and application-specific integrated circuits (ASICs). | ||
− | |||
− | + | == further reading == | |
− | + | * [http://en.wikipedia.org/wiki/Field-programmable_gate_array Wikipedia: field-programmable gate array] | |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | + | ---- | |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− |